Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
LCDIF VSYNC Mode and Dotclk Mode Control Register2
Fields
| HSYNC_PERIOD | Total number of DISPLAY CLOCK (pix_clk) cycles between two positive or two negative edges of the HSYNC signal
|
| HSYNC_PULSE_WIDTH | Number of DISPLAY CLOCK (pix_clk) cycles for which HSYNC signal is active.
|
Links
(
)
(
)